

# NMC27C16B 16,384-Bit (2048 x 8) CMOS EPROM

## **General Description**


The NMC27C16B is a high performance 16K UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C16B is packaged in a 24-pin dual-in-line package with a quartz window. The quartz window allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.

This EPROM is fabricated with Fairchild's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

#### **Features**

- Low CMOS power consumption Active power: 55 mW max Standby power: 0.55 mW max
- Extended temperature range available, -40°C to +85°C
- Fast and reliable programming (100 µs for most bytes)
- TTL compatible inputs/outputs
- TRI-STATE® output
- Manufacturer's identification code for automatic programming equipment
- High current CMOS level output drivers
- Upgrade for NMOS 2716



© 1999 Fairchild Semiconductor Corporation NMC27C16B Rev. C

1

# **Connection Diagram**

27C256 27256	27C128 27128	27C64 2764	27C32 2732
V <sub>PP</sub>	V <sub>PP</sub>	V <sub>PP</sub>	
A <sub>12</sub>	A <sub>12</sub>	A <sub>12</sub>	
A7	A7	A7	A7
A <sub>6</sub>	A6	A <sub>6</sub>	A <sub>6</sub>
A5	A5	A5	A5
A4	A4	A4	A4
Аз	Аз	Аз	Аз
A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>
A <sub>1</sub>	Α1	A <sub>1</sub>	Α1
A <sub>0</sub>	Ao	Ao	Ao
00	00	00	Ο0
01	01	01	01
02	02	02	02
GND	GND	GND	GND

	NMC27C16B							
Dua	al-in-line	e-package						
A		フー, ,						
A <sub>7</sub>	<b></b> 1	24 VCC						
<b>A</b> 6	_ 2	23 🗀 A8						
A5	3	<sub>22</sub> 🗀 A9						
A4	4	21 VPP						
Аз [	5	20 🗆 ŌĒ						
A2	6	19 🗆 A10						
A <sub>1</sub>	7	18 CE/PGM						
A0 [	8	17 🗆 07						
O <sub>0</sub>	9	<sub>16</sub> 🗆 O <sub>6</sub>						
01	10	<sub>15</sub> 🗆 O <sub>5</sub>						
02	11	14 🗆 04						
GND [	12	13 🗆 O3						

	27C32 2732	27C64 2764	27C128 27128	27C256 27256
		Vcc	Vcc	Vcc
		PGM	PGM	A14
	Vcc	NC	A <sub>13</sub>	A13
	A8	A8	A8	A8
	A9	A9	<b>A</b> 9	<b>A</b> 9
	A11	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>
	OE/V <sub>PP</sub>	ŌĒ	ŌĒ	ŌĒ
	A10	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>
М	CE	CE	CE	CE
	07	07	07	07
	06	O <sub>6</sub>	06	O <sub>6</sub>
	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>
	04	O4	04	O <sub>4</sub>
	О3	О3	Оз	О3
-				

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C16B pins.

DS009180-2

#### Top View Order Number NMC27C16BQ See Package Number J24AQ

### **Pin Names**

A0-A10	Addresses
CE/PGM	Chip Enable/Program
ŌĒ	Output Enable
00 –07	Outputs
NC	No Connect

# Commercial Temp. Range (0°C to 70°C) $V_{CC}$ = 5V $\pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C16BQ150	150
NMC27C16BQ200	200

# Extended Temp. Range (-40°C to +85°C) $V_{CC}$ = 5V $\pm 10\%$

	Parameter/Order Number	Access Time (ns)
Ī	NMC27C16BQE200	200

2

### **Absolute Maximum Ratings** (Note 1)

Temperature Under Bias

-10°C to +80°C Commercial Parts Extended Temp. Parts -40°C to +85°C

Storage Temperature

-65°C to +150°C

+7.0V to -0.6V

+6.5V to -0.6V

 $V_{\rm CC}$  Supply with

Respect to Ground

All Input Voltages except A9 with

Respect to Ground (Note 10)

All Output Voltages with

Respect to Ground (Note 10)

V<sub>CC</sub> +1.0V to GND - 0.6V

V<sub>PP</sub> Supply and A9 Voltage

with Respect to Ground

+14.0V to -0.6V

300°C

Power Dissipation 1.0W

Lead Temp. (Soldering, 10 sec.)

**Operating Conditions** (Note 8)

Temperature Range

NMC27C16BQ150, 200

0°C to +70°C

NMC27C16BQE 200 -40°C to +85°C +5V ±10%

V<sub>CC</sub> Power Supply

## **READ OPERATION**

# **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Typ (Note 11)	Max	Units
Ι <sub>U</sub>	Input Load Current	V <sub>IN</sub> = V <sub>CC</sub> or GND		0.1	1	μА
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$	0.1	1	μΑ	
I <sub>CC1</sub> (Note 3)	V <sub>CC</sub> Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$ , f=5 MHz Inputs = $V_{IH}$ or $V_{IL}$ I/O = 0 mA		5	20	mA
I <sub>CC2</sub> (Note 3)	V <sub>CC</sub> Current (Active) CMOS Inputs	CE = GND, f = 5 MHz Inputs = V <sub>CC</sub> or GND, I/O = 0 mA		3	10	mA
I <sub>CCSB1</sub>	V <sub>CC</sub> Current (Standby) TTL Inputs	CE = V <sub>IH</sub>		0.1	1	mA
I <sub>CCSB2</sub>	V <sub>CC</sub> Current (Standby) CMOS Inputs	CE = V <sub>CC</sub>		0.5	100	μА
I <sub>PP</sub>	V <sub>PP</sub> Load Current	V <sub>PP</sub> = 5.5V			10	μА
V <sub>IL</sub>	Input Low Voltage		-0.2		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> +1	V
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 mA	2.4			V
V <sub>OL2</sub>	Output Low Voltage	I <sub>OL</sub> = 10 μA			0.1	V
V <sub>OH2</sub>	Output High Voltage	I <sub>OH</sub> = -10 μA	V <sub>CC</sub> - 0.1			V

#### **AC Electrical Characteristics**

			NMC27C16B					
Symbol	Parameter	Conditions	Q1	50	Q200,	QE200	Units	
			Min	Max	Min	Max		
t <sub>ACC</sub>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		150		200	ns	
t <sub>CE</sub>	CE to Output Delay	OE = V <sub>IL</sub>		150		200	ns	
t <sub>OE</sub>	OE to Output Delay	CE = V <sub>IL</sub>		60		60	ns	
t <sub>DF</sub>	OE High to Output Float	CE = V <sub>IL</sub>	0	50	0	60	ns	
t <sub>CF</sub>	CE High to Output Float	OE = V <sub>IL</sub>	0	50	0	60	ns	
t <sub>он</sub>	Output Hold from Addresses, CE or OE, Whichever Occurred First	$\overline{OE} = \overline{OE} = V_{IL}$	0		0		ns	

3

# **Capacitance** $T_A = +25^{\circ}C$ , f = 1 MHz (Note 4)

Symbol	bol Parameter Conditions		Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	12	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	9	12	pF


#### **AC Test Conditions**

Output Load (Note 12) 1 TTL Gate and  $C_L$  = 100 pF Input Rise and Fall Times  $\leq$  5 ns Input Pulse Levels 0.45V to 2.4V

Timing Measurement Reference Level

Inputs 0.8V and 2V Outputs 0.8V and 2V

### AC Waveforms (Note 2) (Note 9)



**Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

Note 3:  $V_{PP}$  may be connected to  $V_{CC}$  except during programming.  $I_{CC1} \le$  the sum of the  $I_{CC}$  active and  $I_{PP}$  read currents.

Note 4: This parameter is only sampled and is not 100% tested.

**Note 5:**  $\overline{OE}$  may be delayed up to  $t_{ACC}$  -  $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .

Note 6: The  $t_{DF}$  and  $t_{CF}$  compare level is determined as follows: High to TRI-STATE, the measured  $V_{OH1}$  (DC) - 0.10V;

Low to TRI-STATE, the measured  $V_{OL1}$  (DC) + 0.10V.

Note 7: TRI-STATE may be attained using  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ 

Note 8: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that a 0.1 μF ceramic capacitor be used on every device between V<sub>CC</sub> and GND.

Note 9: The outputs must be restricted to V<sub>CC</sub> + 1.0V to avoid latch-up and device damage.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns maximum.

Note 11: Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

Note 12: 1 TTL Gate:  $I_{DL} = 1.6$  mA,  $I_{OH} = 400 \mu A$ .

C<sub>L</sub>: 100 pF includes fixture capacitance

# Programming Characteristics (Note 13) (Note 14) (Note 15) (Note 16)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>AS</sub>	Address Setup Time		1			μs
t <sub>OES</sub>	OE Setup Time		1			μs
t <sub>DS</sub>	Data Setup Time		1			μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		1			μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		1			μs
t <sub>AH</sub>	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		1			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	CE/PGM = V <sub>IL</sub>	0		60	ns
t <sub>PW</sub>	Program Pulse Width		95	100	105	μs
t <sub>OE</sub>	Data Valid from OE	CE/PGM = V <sub>IL</sub>			150	ns
I <sub>PP</sub>	V <sub>PP</sub> Supply Current During Programming Pulse	CE = V <sub>IH</sub> OE = V <sub>IH</sub>			30	mA
I <sub>cc</sub>	V <sub>CC</sub> Supply Current				10	mA
T <sub>A</sub>	Temperature Ambient		20	25	30	°C
V <sub>CC</sub>	Power Supply Voltage		6.0	6.25	6.5	V
V <sub>PP</sub>	Programming Supply Voltage		12.5	12.75	13.0	V
t <sub>FR</sub>	Input Rise, Fall Time		5			ns
V <sub>IL</sub>	Input Low Voltage			0.0	0.45	V
V <sub>IH</sub>	Input High Voltage		3.0	4.0		V
t <sub>IN</sub>	Input Timing Reference Voltage		0.8		2.0	V
t <sub>out</sub>	Output Timing Reference Voltage		0.8		2.0	V


Note 13: Fairchild's standard product warranty applies only to devices programmed to specifications described herein.

Note 14:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ . The EPROM must not be inserted into or removed from a board with voltage applied to  $V_{PP}$  or  $V_{CC}$ .

Note 15: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 μF capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients


Note 16: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max Limit Parameters are Design parameters, not Tested or guaranteed.

# **Programming Waveforms**



5

DS009180-4



# Functional Description DEVICE OPERATION

The six modes of operation of the NMC27C16B are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are  $V_{\rm CC}$  and  $V_{\rm PP}$ . The  $V_{\rm PP}$  power supply must be at 12.75V during the three programming modes, and must be at  $V_{\rm CC}$  in the other modes. The  $V_{\rm CC}$  power supply must be at 6.25V during the three programming modes, and at 5V in the other modes.

#### **Read Mode**

The NMC27C16B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable  $(\overline{CE})$  is the power control and should be used for device selection. Output Enable  $(\overline{OE})$  is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time  $(t_{ACC})$  is equal to the delay from  $\overline{CE}$  to output  $(t_{CE})$ . Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC}$  -  $t_{OE}$ .

The sense amps are clocked for fast access time.  $V_{\rm CC}$  should therefore be maintained at operating voltage during read and verify. If  $V_{\rm CC}$  temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

#### Standby Mode

The NMC27C16B has a standby mode which reduces the active power dissipation by 99%, from 100 mW to 0.50 mW. The NMC27C16B is placed in the standby mode by applying a CMOS high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

#### **Output OR-Tying**

Because NMC27C16Bs are usually used in larger memory arrays, Fairchild has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- 1. the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{\text{CE}}$  (pin 18) be decoded and used as the primary device selecting function, while  $\overline{\text{OE}}$  (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device

#### **Programming**

CAUTION: Exceeding 14V on pin 21 ( $V_{PP}$ ) will damage the NMC27C16B.

Initially, and after each erasure, all bits of the NMC27C16B are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The NMC27C16B is in the programming mode when the  $V_{PP}$  power supply is at 12.75V and  $\overline{OE}$  is at  $V_{IH}$ . It is required that at least a 0.1  $\mu$ F capacitor be placed across  $V_{PP}$ ,  $V_{CC}$  to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins.

When the address and data <u>are stable</u>, an active high, TTL program pulse is applied to the  $\overline{\text{CE/PGM}}$  input. A program pulse must be applied at each address location to be programmed. The NMC27C16B is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 100  $\mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100  $\mu$ s pulse.

The NMC27C16B must not be programmed with a DC signal applied to the  $\overline{\text{CE/PGM}}$  input.

Programming multiple NMC27C16Bs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C16Bs may be connected together when they are programmed with the same data. A high level TTL pulse applied to the CE/PGM input programs the paralleled NMC27C16Bs.

T	١R١	F·	1 1	Mode	امک د	ection
	٩DL			NOUE	<i>,</i> JUI	CCHOIL

Pins Mode	Pins   CE/PGM   OE (18) (20)		V <sub>pp</sub> (21)	V <sub>cc</sub> (24)	Outputs (9-11), (13-17)
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>CC</sub>	5	D <sub>OUT</sub>
Standby	V <sub>IH</sub>	Don't Care	V <sub>CC</sub>	5	Hi-Z
Output Disable	Don't Care	V <sub>IH</sub>	V <sub>CC</sub>	5	Hi-Z
Program	V <sub>IH</sub>	V <sub>IH</sub>	12.75V	6.25	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	12.75V	6.25	D <sub>OUT</sub>
Program Inhibit	V <sub>IL</sub>	V <sub>IH</sub>	12.75V	6.25	Hi-Z

#### **Program Inhibit**

Programming multiple NMC27C16Bs in parallel with different data is also easily accomplished. Except for CE/PGM all like inputs (including OE) of the parallel NMC27C16Bs may be com-

 $\underline{\text{mon. A TTL}}$  high level program pulse applied to an NMC27C16B's  $\underline{\text{CE/PGM}}$  input with  $V_{PP}$  at 12.75V will program that NMC27C16B. A TTL low level  $\underline{\text{CE/PGM}}$  input inhibits the other NMC27C16Bs from being programmed.

#### Functional Description (Continued)

#### **Program Verify**

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with  $V_{\text{PP}}$  at 12.75V. Except during programming and program verify,  $V_{\text{PP}}$  must be at  $V_{\text{CC}}$ .

#### **MANUFACTURER'S IDENTIFICATION CODE**

The NMC27C16B has a manufacturer's identification code to aid in programming. The code, shown in Table 3, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C16B is, "8F80", where "8F" designates that it is made by Fairchild Semiconductor, and "80" designates a 16k part.

The code is accessed by applying 12.0V  $\pm$ 0.5V to address pin A9. Addresses A1–A8, A10, CE , and  $\overline{OE}$  are held at  $V_{IL}$ . Address A0 is held at  $V_{IL}$  for the manufacturer's code, and at  $V_{IH}$  for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at 25°C  $\pm$  5°C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the NMC27C16B are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å – 4000Å range. After programming, opaque labels should be placed over the NMC27C16B window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo

The recommended erasure procedure for the NMC27C16B is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity x exposure time) for erasure should be a mimimum of 15 W-sec/cm<sup>2</sup>.

The NMC27C16B should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table 2 shows the minimum NMC27C16B erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading the device. The associated V<sub>CC</sub> transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1  $\mu F$ ceramic capacitor be used on every device between  $V_{\rm CC}$  and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between  $V_{\text{CC}}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

**TABLE 2. Minimum NMC27C16B Erasure Time** 


Light Intensity (Micro-Watts/cm²)	Erasure Time (Minutes)					
15,000	20					
10,000	25					
5,000	50					


**TABLE 3. Manufacturer's Identification Code** 


Pins	A0 (8)	07 (17)	O6 (16)	O5 (15)	O4 (14)	O3 (13)	O2 (11)	O1 (10)	O0 (9)	Hex Data
Manufacturer Code	V <sub>IL</sub>	1	0	0	0	1	1	1	1	8F
Device Code	V <sub>IH</sub>	1	0	0	0	0	0	0	0	80

8

# Physical Dimensions inches (millimeters) unless otherwise noted







UV Window Cavity Dual-In-Line Package (Q) Order Number NMC27C16BQ Package Number J24AQ

#### Life Support Policy

Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Americas

Tel 1-888-522-5372

Europe +44 (0) 1793-856858 +49 (0) 8141-6102-0 +44 (0) 1793-856856 +33 (0) 1-6930-3696 +39 (0) 2-249111-1 Deutsch English Français Italiano

Fairchild Semiconductor Hong Kong 8/F, Room 808, Empire Centre

Kowloon, Hong Kong Tel; +852-2722-8338 Fax: +852-2722-8383

Fairchild Semiconductor Japan Ltd. 4F, Natsume Bidg. 2-18-6, Yushima, Bunkyo-ku Tokyo, 113-0034 Japan Tel: 81-3-3818-8840 Fax: 81-3-3818-8841

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications